Although many analyses on aliasing errors have been reported, no definite experiment has been reported on aliasing probabilities under built-in self-test (BIST) environment. In this paper, we present experimental results on the aliasing probability of the circular BIST design technique. Among 23 ISCAS89 benchmark circuits experimented, aliasing errors were detected in only 2 of the 23 circuits at the end of the application of 2000 clocks. However, I I circuits encountered aliasing errors during the period of the 2000 clocks. The average and maximum aliasing probability observed in an 8 and a 16 bit signature analysis registers for the 23 circuits are also presented. No aliasing errors were observed for a 32 bit signature analysis register.
I. Introduction
. The common idea in all these methods is the modification of existing circuitry, so that the modified circuit behaves as a test generator and/or a response evaluator during test mode.
The circular BIST technique proposed by Krasniewski and Pilarski [7] is one such technique which modifies the existing circuit to enable the processes of test generation and response evaluation to be carried out on the chip itself. The basic idea behind circular BIST is the conversion of selected existing flip-flops in the circuit to multifunction modules (similar to BILBO), which are connected together to form a circular chain or a circular path. Most data compaction techniques suffer from a problem known as aliasing. Aliasing is said to occur in a signature analysis register or any other data compaction technique when the response generated by the circuit under the presence of a fault is different from its fault-free response, but during response compaction, this information is lost, and the signature at the end of the test session is identical to the fault-free signature. Several methods for estimating aliasing probability have been suggested under certain assumptions. One of the most commonly used assumption is that all the possible error patterns are equally likely. Under the assumption, the aliasing probability of an n-bit signature analysis register is A,, for a long input stream [8]. However, the assumption is flawed for minimum test sequences [8]. If a test pattern ti detects a fault f, then any test pattern tj, jci, is unlikely to detect the fault. For random test pattern testing, the assumption may be valid. When the test patterns are dependent on the function of the circuit such as the circuit BIST technique, it is very difficult to draw any conclusion on the validity of the assumption. Although the aliasing probability of a BIST scheme is a critical factor in determining the quality of the test, no definite experimental results on aliasing probability of BIST techniques have been published. A major hurdle for measuring aliasing probabilities is large CPU time. In this paper, we present experimental results on the aliasing Probability of the circular BIST design technique. Section I1 reviews several circular BIST design techniques. Aliasing errors are explained in more detail.
Section III deals with a number of different tools developed for the purpose of conducting simulations. The two primary tools developed for this paper, CBIST and PSIM, and other ancillary tools are described. Experimental results on aliasing probabilities are presented for 23 benchmark circuits in section IV. Section V summarizes the Paper.
Background
Circular BIST is a new technique and not much research has been done in this specific area. Only a handful of papers have been published which deal specifically with this subject. Section 2.1 gives a survey of techniques and results presented in three of these papers [71, . Section 2.2 gives a brief explanation of aliasing errors. The motivation for the work done for this paper is given in section 2.3.
Circular BIST
The circular BIST technique was first suggested by Krasniewski and Pilarski [7] , although the basis of this technique has been known for a number of years, going back to BILBO. Their design applies to circuits which consist of combinational logic blocks and registers. A set of registers are selected and modified into so called self-test path registers. All modified registers are put into a scan chain, and the output of the last register is fed back into the first register to form a circular chain.
Extensive simulations were performed by Krasniewski and Pilarski to determine the effectiveness of circular BIST [7] . Most of these simulations were performed to determine the efficiency of test pattern generation, and more specifically, to find the state coverage produced by the scan chain. State coverage is a measure of the number of different patterns produced by the chain. A 10-bit chain producing 512 distinct patterns out of 1024 possible pattems is said to have a state coverage of 50%. A summary of results reported in [7] is given below. also enables the application of supplemental deterministic testing to achieve higher fault coverage than that achieved by only BIST testing. Secondly, the S A R was eliminated from the scan chain.
The structure of a BIST flip-flop is shown in Figure 1 . Figure 2 shows a general sequential circuit and the architecture of the CBIST design proposed by F'radhan, et. al. [lo] . The scan cells at the inputs form a shift register during testing. All flip-flops at primary outputs are BIST flip-flops which compact test response. This CBIST design is used in this paper for studying aliasing probabilities.
There Analytical results on circular BIST are hard to obtain, since the patterns generated depend on the functionality of the circuit under test. A probabilistic analysis in [7] , performed under the simplistic assumption that the stream of bits applied to different inputs of the path are independent of each other, has proved that some time after initialization (settling time) the probability of a one at any bit is equal to the probability of a zero. No experimental results on the aliasing probability of the circular BIST technique have yet been reported. Hence the focus of this paper.
key:
In the specific context of fault simulation or testing, fault masking is said to occur when, at the time of application of a test pattern, a fault is detected, but this information is Before we discuss the computation of aliasing probability, two terms, "true fault detect" and "optimistic fault detect" are explained first. True -fault coverage is the fault coverage obtained when aliasing errors are considered in calculating the coverage. This would be the coverage realizable in an actual implementation of the design. Each fault detected in this manner is called a true fault detect. The method of obtaining the number of true fault detects and the true fault coverage for a circuit is described below.
Fkcedure for measuring true fault coverage:
1. Inject a fault into the circuit. 2. Apply n clocks (i.e. n test pattems). The optimistic fault coverage is the fault coverage obtained when aliasing errors are ignored. If a fault is detected during the course of the test session it is assumed to be detectable at the end of the test session. Each fault detected in this manner is called an optimistic fault detect.
-Optimistic coverage is always higher than true fault coverage. The method of obtaining the number of optimistic fault detects and the optimistic fault coverage for a circuit is described below.
Procedure for measuring optimistic fault coverage: 1. Inject a fault into the circuit. 2. If the effect of the fault reaches any of the flipflops in the circular chain, the fault is detected. Drop the fault.
3. Repeat step 1 and step 2 if more faults are to be simulated. 4. Apply a single clock (one test pattem). 5. Repeat step 1 through step 4 until all the pattems are applied.
After the number of true and optimistic fault detects for a circuit are known, the aliasing probability for that circuit can be found from the expression shown below.
where AP is the Aliasing Probability, OFD is the number of Optimistic Fault Detects, and TFD is the number of True Fault Detects. The fault coverage most often used in practice is the optimistic fault coverage since it takes much less time to compute than the actual fault coverage.
Once the aliasing probability for a circular BIST circuit is known, the true fault coverage can be obtained from the optimistic fault coverage using the following expression.
where TFC is the True Fault Coverage and OFC is the Optimistic Fault Coverage.
Motivation
Too high an aliasing probability for a compression technique can render that method of testing ineffective.
Low aliasing probability should thus be one of the factors considered when evaluating the effectiveness of any testing technique utilizing response compaction. Many methods for estimating the aliasing probability of various response compaction techniques have been published in the open literature 181. Most of these methods use some type of assumption to derive the estimate for that method.
Estimation of aliasing probability in the circular BIST method is especially hard to obtain since the test patterns generated depend on the functionality of the circuit under test. No experimental results on aliasing probability in this method of testing have yet been published. This was the main motivation for the work done in this paper. Obtaining experimental results on aliasing probability requires performing computationally intensive fault simulation. Existing fault simulators were found to be either too slow or too cumbersome to use for our purpose. This led to the development of a new fault simulator which is especially suitable for obtaining results on aliasing errors. Several tools developed for our experiments are described in the next section.
Simulation tools
In order to measure aliasing probability of the CBIST design, a number of tools have been developed for this research. A brief discussion describing each of them form the contents of this section. All tools mentioned here are written in the C language and run under the Unix operating system. Similarly, test circuit is added at primary inputs. Ultimately, the two ends of the chain are connected together so that a circular path is formed. Test circuit to add the scan capability is inserted somewhere in this chain.
CBIST

ISCTOHILO
ISCTOHILO is a netlist conversion tool which converts a circuit in ISCAS89 format to a circuit format readable by the HILO3 fault simulator. The purpose of converting a circuit in ISCAS89 format to the HIL03 format was to use the commercially available simulator to verify tools developed for this research.
ISCTOPSIM
ISCTOPSIM is another netlist format conversion tool which generates an intermediate file to be read by the PSIM fault simulator (to be explained later). The input of PSIM is a circuit in ISCAS format The main purpose of creating an intermediate file is to speed up PSIM which is computationally intensive. ISCTOPSIM converts netlist names into netlist numbers so that simulation can progress faster. Since this conversion is done prior to simulation, it also avoids having to go through the same process every time the same circuit is simulated.
In addition to the output file generated in PSIM format, ISCTOPSIM creates another file which maps signal numbers to their corresponding signal names. Although this information is available in the circuit file in PSIM format, the map file is easier to use.
FAULTDIR
FAULTDIR is a tool to generate a collapsed fault list for a circuit file. Keeping the fault generating function separate from the simulator has the advantage of not having to generate faults every time a circuit is simulated.
The fault file generated by FAULTDIR is an ASCII file and can easily be edited to exclude any fault not required to be simulated or add a specific fault to be simulated.
CBIST is a program that implements circular built-
PSIM
PSIM is an interactive two level event driven parallel-fault simulator developed to measure aliasing probability of the circular BIST design described in the previous section. Most of the existing fault simulators are not suitable for this purpose. They are versatile, in that they can handle multiple logic values and gate delays, but are too slow for measuring aliasing probability, which requires repeated brute force simulation of the circuit for each fault or a set of faults. Currently PSIM can handle up to 3oooO gates and 9 fan-ins per gate but this limit can be extended easily.
Implementation details
PSIM simulates 31 faults in a single pass. The fault model used in PSIM is the stuck-at fault model. A single fault is injected for every faulty machine simulated.
Faults are not dropped in PSIM since the signature has to be observed at the end of the test session in the presence of the faults. Simulation for optimistic fault coverage and true fault coverage proceeds simultaneously since fault-free and faulty machines are simulated concurrently. The fault detection mechanism used during simulation depends on the option PSIM is run under. If the normal fault simulation option is chosen, primary output values are observed, If the BIST option is chosen, the flip-flops in the circular path are observed for detection of faults.
At the beginning of simulation, all flip-flops and primary inputs are assigned the logic value zero unless a different initial value is assigned by the user. After initialization of the circuit, simulation is continued for the specified number of clocks, and the final signature is observed and compared with the fault-free signature. The process of initialization and simulation is repeated for each additional set of faults.
Functions available in PSIM
The primary function of PSIM is the detection of aliasing errors in the circular BIST design technique. To find the aliasing probability, we need to know the optimistic fault coverage and the true fault coverage. As explained in Section 2, optimistic fault coverage is obtained by ignoring aliasing errors and the true fault coverage takes into account any aliasing errors that might affect the final signature. PSIM reports both these values, enabling the calculation of aliasing probability.
Aside from the main function mentioned above, PSIM has three built-in Signature Analysis Registers 8-bit: 1 + x2 + x3 + x7 + x8 16-bit 1 + xl1 + x13 + x14 + x16 32-bit 1 + x4 + x5 + x31 + x32
The S A R s are can be either chosen individually or all at the same time.
IV. Experimental results
A number of experiments were performed on 23 ISCAS89 sequential benchmark circuits to obtain a variety of results on aliasing probability. General information on these circuits and on assumptions made during simulations is presented in Section 4.1. A series of simulations were performed to obtain results on aliasing probability for the circular BIST design. Various results of these simulations are reported in Section 4.2. As mentioned earlier, three SARs are built into the PSIM fault simulator. Results on aliasing errors detected in these SARs are reported in Section 4.3.
Experiment environment
All experiments were performed on the ISCAS89 benchmark circuits [12] . The circular BIST hardware was added to these circuits by the CBIST tool described in the previous section. All existing flip-flops are included in the scan chain for the purpose of this paper. The ordering of flip-flops in the chain is arbitrary.
For all experiments, initial states of all flip-flops in the circuit were set U, zero. The test length in all cases was 2000 test patterns, i.e. 2000 clocks. These patterns may not all be distinct (more will be said about this in the explanation for limit cycling later in this section). Table 1 gives a profile of the 23 ISCAS89 circuits on which simulations were performed. The number of inputs, outputs, gates, flipflops, and faults for each of the modified circuits is shown in the table.
Aliasing errors in circular BIST design
We experimented 23 ISCAS89 benchmark circuits for 2000 patterns each. Experimental results on aliasing probability for the 23 ISCAS89 circuits are shown in Table 2 . These values are the probability values found at the end of the test session (after the application of 2000 clocks). From the table we notice that the aliasing probability is zero for all but two circuits, ,9386 and S1494. Even for these circuits, only one aliasing error was found at the end of 2000 clocks. The final values of the optimistic and the true fault coverage are the same for all circuits, except for the two circuits in which aliasing errors were detected. The experimental results suggest that the optimistic fault coverage of circuits are accurate enough in practice. One observation made from the results obtained from these simulations was that the true fault coverage for a circuit does not necessarily increase monotonically. Note that the optimistic fault coverage always increases monotonically. This can be seen from the graph of the true and the optimistic fault coverage versus the number of clocks for benchmark circuit S27 shown in Figure 3 .
The final fault coverage (true or optimistic) for all circuits simulated is relatively low. The reason for this is that some of the faults in the circuit are never sensitized during the test session. For example, since the control line B 1 is held at one during test mode, inverted B 1 is always at zero during the test mode. B1 is used as the select line for all multiplexers at primary inputs, therefore, some faults in this multiplexer will never be sensitized. These and other faults which are undetectable during BIST testing may be detected later through deterministic testing.
Some of the circuits, such as S208, S386, show particularly low fault coverage. This is due to a phenomenon called limit cycling. Limit cycling is said to occur when the same set of pattems generated in the circular chain keeps occurring over and over. This means that only a subset of all possible test pattems are generated by the circular path, no matter how many test patterns (clocks) are applied. Limit cycling would not be a problem if it occurs near the end of the test session or if the set of early on during the test session. When a portion of this graph is zoomed into (Figure 4 (b) ), we see that the fault coverage actually oscillates between the values of 59.333% and 59.5%. As expected, the optimistic fault coverage (shown as a bold line) stays constant at 59.5% once it reaches that value. Since the same pattems and the same response are repeated for each cycle (about 130 clock periods), the same aliasing error keeps repeating. Hence the true fault coverage oscillates.
The maximum aliasing probability for a given test length is the highest aliasing Probability encountered for the test session at any time during the test. If the test session was termhated any time before it reaches the end, the aliasing probability at that point is guaranteed to be lower than or equal to the maximum aliasing probability.
If the test time (the number of clock periods for which the circuit is run in test mode) is known prior to the design of a testing technique, the exact aliasing probability at the end of the given number of clocks is an ideal measure of aliasing. The average aliasing probability for a circular BIST design may be a better measure of aliasing if the quality of the testing technique is to be evaluated. The expression for average aliasing probability is shown below. Average Aliasing Probability
No. of aliasinn e m detected during the test session
~ ~~~~~
No. of optimistic fa& detects x NO. of test patterns
Results for the average aliasing probability and the maximum aliasing probability for the ISCAS circuits are shown in Table 3 . Aliasing errors were detected in eleven of the twenty three circuits simulated. Note that aliasing errors occur in only two circuits when the test response is observed at the end of 2000 clocks.
High average aliasing probability could occur in two cases. The first case is in the presence of limit cycling. Since the same patterns and response keep repeating for every cycle, the aliasing error occurring during this cycle also keeps repeating. The total number of aliasing errors would be very high in this case, which in turn would increase the average aliasing probability. This was the case with circuit S386. The second case in which the total number of aliasing errors would be high is when an aliasing error corresponding to a particular fault is encountered, and that particular fault is not detected again for a large number of clocks.
Aliasing Errors in SARs
Results were obtained for the average aliasing probability and the maximum aliasing probability for the %bit, 16-bit and the 32-bit SARs connected to one of the flip-flops in the circular path. The results for the 8-bit and the 16-bit SARs are given in Table 4 . No aliasing errors were found in the 32-bit SARs. That is, the average and maximum aliasing probabilities in the 32-bit S A R for all circuits were found to be zero. The values of aliasing probabilities in the 8-bit S A R are the highest among the four methods of compaction (circular BIST, 8-bit S A R , 16-bit S A R , 32-bit SAR). This is expected since the aliasing probability in SARs is estimated to be 142") where n is the length of the SAR. The probability values for the 16-bit S A R are between those for the 8-bit and the 32-bit SARs but substantially lower than that for the 8-bit
SAR.
Finally a note about the fault coverage achieved in the SARs is in order. The fault coverage obtained using the S A R s for fault detection can never be greater than the optimistic fault coverage observed in the circular path, since the input of the SARs is derived from one of the circular BIST flip-flops. It is possible, though, for the true fault coverage observed in the SARs to be higher than that observed in the circular path. This would be the case when the circular chain containing the fault detection information passes it to the S A R s before losing the information itself due to aliasing. This was observed in the case of circuit S386, where the coverage at the end of the test session in the circular path was observed to be lower than in the SARs. The reverse situation, fault coverage in circular path being greater than that in the S A R s , is also possible if the S A R suffers from a high number of aliasing errors. Such is the case with the 8-bit SAR. 
Summary
The primary goal of this paper was to obtain experimental results on aliasing probability in the circular BIST design technique. A number of tools were developed to accomplish this goal. A circular BIST test synthesis tool (CBIST) was developed to automate the process of implementing circular BIST design for general sequential circuits consisting of flip-flops and primitive gates. Existing fault simulators were found to be too cumbersome to use for detecting aliasing errors in the No aliasing errors were detected in the 32-bit S A R for any circuit. Substantially lower number of aliasing errors were encountered in the 16-bit S A R compared to the 8-bit SAR. In summary, aliasing probability is very low for CBIST and for 16 or 32 bit SARs. Optimum fault coverage which does not consider aliasing errors is useful and practical for real applications.
